

**Notice of References Cited**

Application/Control No.

10/046,854

Applicant(s)/Patent Under  
Re xamination  
TEIG ET AL.

Examiner

Sun J Lin

Art Unit

2825

Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-4,593,363	06-1986	Burstein et al.	716/10
	B	US-4,615,011	09-1986	Linsker, Ralph	716/13
	C	US-5,587,923	12-1996	Wang, Deborah C.	716/13
	D	US-6,295,634	09-2001	Matsumoto, Hiroyuki	716/12
	E	US-6,490,713	12-2002	Matsumoto, Hiroyuki	716/12
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	JP-411296560A	10-1999	Japan	Matsumoto et al.	G06F 17/50
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	"Chip Model with Wiring Cost Map", August 1983, IBM Technical Disclosure Bulletin, vol. 26, issu. 3A, pp. 929 - 933.
	V	"Partitioning Logic On to Graph Structure", IBM Technical Disclosure Bulletin, February 1990, vol. 32, iss. 9A, pp. 469 - 475.
	W	Wang et al., "Modeling and Minimization of Routing Congestion", Jan. 2000, IEEE proceedings of ASP-DAC, Asia and South Pacific, pp. 185 - 190.
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.